The mask submission deadline is Friday 31st August 2018.
The design rules for CORNERSTONE multi project wafer (MPW) run 8 on the 220 nm Si / 2 µm BOX SOI platform have been announced. We will offer 2 Si etch processes: 1) a shallow Si etch of 70 nm (grating couplers), and 2) a partial Si etch of 120 nm (rib waveguides). We will also offer a 1 µm thick silicon dioxide top cladding layer.
Click here for more information
Starting from our extensive validated component library, we can assist you in the creation and validation of new model libraries
